

# VARIABLE RATE RC CALIBRATION CIRCUIT WITH FILTER CUT-OFF FREQUENCY PROGRAMMABILITY

## BACKGROUND OF THE INVENTION

### 1. *Field of invention:*

The present invention relates to resistor and capacitor monolithic process calibration and, more particularly, to an RC calibration circuit with filter cut-off frequency programmability for filters that include resistors and capacitors in their structures.

### 2. *Description of Related Art:*

The on chip resistors (R) and capacitors (C) can vary over a huge range even in most updated monolithic process. The variation of the RC directly causes the deviation of the filter cut-off frequency. One way of compensating the filter cut-off frequency deviation is through the use of a set of tunable capacitor array controlled by an RC calibration circuit. The RC calibration circuit simply adjusts the capacitance in the filter capacitor array to bring the cut-off frequency back to the desired value.

FIG. 1 shows a exemplary application for the RC calibration circuit to compensate the cut-off frequency deviation of a first order active-RC filter, which can also be considered as a building block of a higher order active-RC filter. The filter transfer function in FIG.1 is

$$\frac{V_o(s)}{V_i(s)} = \frac{-1/(R_i * C_{array})}{s + 1/(R_f * C_{array})} \quad \text{EQ. 1}$$

From EQ.1, by tuning  $C_{array}$ , the capacitance of an array of addressable parallel binary-weighted capacitors as in a charge-redistribution D/A converter, the filter cut-off frequency can be adjusted. FIG. 2 shows a conventional RC calibration circuit; FIG. 3 is the control-timing diagram including waveforms of some internal nodes in FIG. 2. The whole calibration circuit is based on a precise reference clock with period of  $T_{clk}$ . The feedback capacitor  $C_0$  is first discharged for  $P * T_{clk}$  duration, where  $P$  is a pre-defined integer and is going to be introduced later, then charged for  $2^N * T_{clk}$  duration through  $R_1$ , and finally discharged for  $(P + 2^N) * T_{clk}$  duration through the resistor equivalence of a switched capacitor  $C_1$ . The purpose is to find the time period,  $\eta$ , for  $V_o$  reversing ramp direction till crossing  $V_{AG}$ . The N-bit counter, pre-loaded with  $P$ , is enabled for this  $\eta$  duration and counts up from  $-P$ ; the final N-bit count at the end of this  $\eta$  duration is then applied to control the capacitance of filter capacitor array by means of digital-to-analog conversion.

Nevertheless, one severe issue in FIG. 2 is that if there exists a DC offset on the opamp, the  $V_o$  acts like the ones shown in FIG. 4. The opamp DC offset causes  $V_o$  to change ramping slopes. It therefore changes the counter enabled duration (to be  $\eta'$  or  $\eta''$  instead of  $\eta$ ) and results in wrong calibration codes. In addition, the input DC offset voltage on the followed comparator also causes the deviation of  $\eta$  and results in another failure reason for this calibration circuit. Unfortunately, the DC offset on the opamp and comparator is inherent and unpredictable in the monolithic process. There are some ways to store the DC offset on capacitors at one phase and then cancel it at the other phase but those approaches promptly complicate the calibration circuit by adding lots of switches and timing controls.

The RC calibration circuit in FIG. 2 is based on a fixed reference clock rate. If the reference clock rate is changed, the calibrated result is no longer proper from the original design. To extend the flexibility of the calibration circuit, a robust design for variable reference clock rates is desired.

In some applications, filter cut-off frequency programmability is required. From the example in FIG.1 and EQ. 1, one way of tuning filter cut-off frequency and maintaining the same DC gain after RC calibration (Carray decided) is to tune  $R_i$  and  $R_f$ . Nevertheless, both  $R_i$  and  $R_f$  are on the signal path, extra switches on the signal path will cause the performance distortion. Especially, for low noise applications, the resistor resistance is small for reducing thermal noise and the extra switch resistance may be non-negligible compared with the resistance of  $R_i$  and  $R_f$ , which means the RC calibration result is off from the right filter cut-off frequency control. Moreover, for a high order filter, the switch number increases quickly and it complicates the filter circuit by involving much more controls.

Thus, there is a need for a RC calibration circuit that is immune from DC offset, allows variable reference clock rates, and provides filter cut-off frequency programmability.

## SUMMARY OF THE INVENTION

An object of the present invention is to provide a self-tuned RC calibration circuit to be immune from DC offset voltages. Another object of the present invention is to provide a method for the self-tuned RC calibration circuit allowing for changeable reference clock rates. A further object of the present invention is to have the filter cut-off frequency programmability being included into the self-tuned RC calibration circuit.

The self-tuned RC calibration circuit of the present invent comprises switches for multiplexing two input reference signals through programmable resistors in parallel with switched capacitor resistors to a differential amplifier with feedback capacitors. Using the two input reference signals, the feedback capacitors are first charged through the programmable resistors and then discharged through the switched capacitor resistors in the first calibration cycle. The second calibration cycles are sequentially executed with swapped input reference signals to the differential amplifier. Briefly, the impact of the DC offset in the calibration circuit is cancelled by applying swapped input reference signals for two successive calibration cycles. The total duration when the difference of the differential amplifier outputs starts to reverse ramping direction and the time when the difference crosses zero in the two calibration cycles is counted in terms of reference clock cycles by a binary counter. The final count is directly utilized to set the capacitor array capacitance in an (active- and passive-) RC filter for RC time constant calibration.

In according with the present invent, if different reference clock rate is applied, the calibration result is still valid once the programmable resistors in the calibration circuit is tuned according to the ratio of the new reference clock period to the original based period.

Moreover, by tuning the resistance of the programmable resistors with the ratio of the changed cut-off frequency to the default cut-off frequency, the calibration circuit further provides the capability of changing the cut-off frequency of an (active- and passive-) RC filter circuit to another predetermined value.

The calibration circuit is additionally capable of dealing with the case of different calibration reference clock rate plus changed filter cut-off frequency, by tuning the resistance of the programmable resistors according to the reference clock period changing ratio times the filter cut-off frequency changing ratio.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an exemplary application for utilizing the RC calibration result to compensate a (first order active-RC) filter cut-off frequency deviation;

FIG. 2 shows a conventional RC calibration circuit;

FIG. 3 is a timing diagram for FIG. 2;

FIG. 4 illustrates the impact of opamp DC offset in FIG. 2;

FIG. 5 is a schematic diagram in accordance with the present invention for the self-tuned calibration circuitry;

FIG. 6 is a timing diagram illustrating the operation in FIG. 5;

FIG. 7 is a diagram to describe the capacitor array design (in an active- and passive- RC filter) and its exemplary covered tuning range to include process and temperature variation plus filter cut-off frequency programmable range.

## DETAIL DESCRIPTION OF THE EMBODIMENT

FIG. 5 is the schematic diagram that shows a self-tuned RC calibration circuitry in accordance with the present invention. FIG. 6 is the timing diagram demonstrating the operation in FIG. 5. Note that both feedback capacitors  $C_{0a}$  and  $C_{0b}$  have the same capacitance of  $C_0$ , both switched capacitor resistors  $C_{1a}$  and  $C_{1b}$  have the same capacitance of  $C_1$ , and both programmable resistors  $R_{1a}$  and  $R_{1b}$  have the same resistance of  $R_1$ . During the 1<sup>st</sup> calibration cycle, the difference of the differential amplifier outputs,  $(V_{op}-V_{on})$ , changes slopes as a first dual-slope ramp signal with gradients of  $[\partial(V_{op}-V_{on})/\partial t]^- = -(V_{ref1}+V_{ref2}) / (R_1 \cdot C_0 \cdot \tau)$  and  $[\partial(V_{op}-V_{on})/\partial t]^+ = (V_{ref1}+V_{ref2}) \cdot C_1 / (C_0 \cdot T_{clk})$ , where  $\tau$  is the ratio of nominal to ideal on-chip RC time constant and  $T_{clk}$  is the period of a precise reference clock. Timing arrangement is created such that the circuit is auto-zeroed (shortening individual two ends of  $C_{0a}$  and  $C_{0b}$ ) for certain amount of  $T_{clk}$  cycles to settle all circuitry. Thereafter,  $(V_{op}-V_{on})$  ramps for  $2^N \cdot T_{clk}$  at speed of  $[\partial(V_{op}-V_{on})/\partial t]^-$  and then reverses ramping direction at speed of  $[\partial(V_{op}-V_{on})/\partial t]^+$ , passing through zero at some time  $\eta_1$  later.  $\eta_1$  can be obtained by the following equation:

$$\begin{aligned} (V_{ref1}+V_{ref2}) / (R_1 \cdot C_0 \cdot \tau) \cdot 2^N \cdot T_{clk} &= (V_{ref1}+V_{ref2}) \cdot C_1 / (C_0 \cdot T_{clk}) \cdot \eta_1 \\ \Rightarrow \eta_1 &= 2^N \cdot T_{clk}^2 / (R_1 \cdot C_1 \cdot \tau). \end{aligned} \quad \text{EQ. 2}$$

Similarly, by swapping the two input reference signals,  $V_{cm}+V_{ref1}$  and  $V_{cm}-V_{ref2}$ , through  $\overline{PhA}$  for the 2<sup>nd</sup> calibration cycle,  $(V_{op}-V_{on})$  is generated as a second dual-slope ramp signal in opposite direction as the previous dual-slope ramp signal and

$$\eta_2 = 2^N \cdot T_{clk}^2 / (R_1 \cdot C_1 \cdot \tau). \quad \text{EQ. 3}$$

Note that, ideally,  $\eta_1$  and  $\eta_2$  have the same expression and the reason of using two calibration cycles will be clear later. For simplicity, the 1<sup>st</sup> calibration cycle is used to illustrate the algorithm. The  $\eta_1$  duration on the *cntEN* signal enables the (N+1)-bit counter in the control logic block to count the

cycles of the reference clock. The (N+1)-bit counter, pre-loaded with an integer P, counts up from – P and gets a count n at the end of  $\eta_1$  duration. Therefore,

$$\eta_1 = (n + P + 0.5 \pm \varphi) * T_{clk}, \quad \text{EQ. 4}$$

where,  $-0.5 \leq \varphi \leq 0.5$  is the quantization error due to the stepped procession of (Vop-Von) in this period. The count n can be obtained by equating EQ. 2 and EQ. 4,

$$n = 2^N * T_{clk} / (R_1 * C_1 * \tau) - (P + 0.5) \pm \varphi. \quad \text{EQ. 5}$$

On the other hand, the filter capacitor array tuning range needs to be defined to cover not only the process and temperature variation but also the filter cut-off frequency programmable range. For simplicity and clarity, through the description of the algorithm, numbers will be sequentially assigned to parameters but not limited to those given numbers. For instance, +5% is assumed for the targeted calibration accuracy. (Certainly, any different numbers assigned in the algorithm will result in different consequences.)

The first step of the algorithm is to find out the RC variation range due to process and temperature changes. To cover (say) three standard deviations, the RC process plus temperature variation locates between (say) 0.61 and 1.5 (RC time constant varies from 39% less to 50% more compared with the nominal one). In addition, for default filter cut-off frequency of (say) 7MHz, to include the filter cut-off frequency programmable range of (say) 7MHz ~ 10MHz into the covered calibration range, the total variation should extend to  $0.61 * 7M / 7M = 0.61 \sim 1.5 * 10M / 7M = 2.143$ . Therefore, the filter capacitor should cover the tuning range of  $1/2.143 = 0.46 \sim 1/0.61 = 1.64$ . For convenience, the covered tuning range of, say, 0.45 (-55%) ~ 1.65 (+65%) is assumed for the following calculation.

The filter capacitor is implemented by an array of addressable parallel binary weighted capacitors to cover the mentioned tuning range:

$$C_{array} = C_{min} + n * \delta, \quad \text{EQ. 6}$$

where,  $C_{min}$  is a fixed capacitance,  $\delta$  is the unit capacitance, n is an integer in the range of  $[0 \sim 2^N - 1]$  with N for N-bit capacitor array, and  $C_{array}$  is the total array capacitance associated with n. Using  $C_{array}$  to represent a nominal capacitance of  $C_{nom}$  and a tuning range of (say) -55% ~ +65% around  $C_{nom}$ , the relationship of  $C_{nom}$ ,  $C_{array}$ , and quantization level is illustrated in FIG. 7. From FIG. 7,

$$\begin{aligned}\delta &= [\text{Cnom}(1+65\%) - \text{Cnom}(1-55\%)] / 2^N \\ &= 1.2 * \text{Cnom} / 2^N,\end{aligned}\tag{EQ. 7}$$

$$\begin{aligned}\text{Cmin} &= \text{Cnom} (1-55\%) + \delta/2 \\ &= \delta * 2^N / 1.2 * 0.45 + \delta/2 \\ &= \delta * 2^N * 0.375 + \delta/2.\end{aligned}\tag{EQ. 8}$$

The array has a maximum quantization error approximately

$$\begin{aligned}\epsilon_{\max} &\sim \pm \delta/2 / [\text{Cnom} * (1-55\%)] \\ &\sim \pm \delta/2 / [2^N / 1.2 * \delta * 0.45] \\ &\sim \pm 1/2^N * 4/3.\end{aligned}\tag{EQ. 9}$$

If maximum quantization error of (say)  $\pm 5\%$  is tolerable, from EQ. 9,  $N=5$  is chosen and  $\epsilon_{\max} \sim \pm 4.17\%$ . Therefore,  $\delta = 0.0375 * \text{Cnom}$  and  $\text{Cmin} = 12.5 * \delta$ .

The ratio of nominal to ideal on-chip RC time constant is defined as  $\tau$ ; thereafter, the required nominal time constant is equated to the tuned fabricated time constant as

$$R * \text{Cnom} = R(\text{Cmin} + n * \delta)\tau,\tag{EQ. 10}$$

where, from EQ. 7,  $\text{Cnom} = 2^N * \delta / 1.2$ . The relationship between code  $n$  and RC time constant variation ratio  $\tau$  is then

$$n = 1/\tau * (\text{Cnom} / \delta) - \text{Cmin} / \delta\tag{EQ. 11}$$

$$= 1/\tau * (2^N / 1.2) - 12.5.\tag{EQ. 12}$$

If the count  $n$  in EQ. 5 (from calibration circuit) equals the code  $n$  in EQ. 12 (from filter capacitor array), then the number from calibration circuit *self-tunes* the filter capacitor array. By comparing EQ. 5 with EQ. 12 and assuming  $\phi = 0$ , the following conditions satisfy the previous statement:

$$R_1 * C_1 = 1.2 * \text{Tclk},\tag{EQ. 13}$$

$$P = 12.\tag{EQ. 14}$$

Note that,  $\text{Tclk}$ , one reference clock period, comes from an accurate source, for example, a crystal clock. For selected  $V_{\text{ref1}}$  and  $V_{\text{ref2}}$ , the choices of  $C_1$  and  $C_0$  depend on the  $(V_{\text{op}}-V_{\text{on}})$  ramping step, which should be much larger than the integrated noise from the differential amplifier output. Once  $C_1$  is decided,  $R_1$  is available from EQ. 13. In addition,  $R_1 * C_0 * \tau$  decides the peak magnitude of  $(V_{\text{op}}-V_{\text{on}})$ .

In real circuit implementation, if DC offset voltage appears at the inputs of differential amplifier, the slope of  $(V_{\text{op}}-V_{\text{on}})$  changes and results in the  $\eta_1$  duration to be incorrect (as shown in FIG. 4.)

This issue can be simply corrected by running two successive calibration cycles with the input reference signals,  $V_{cm}+V_{ref1}$  and  $V_{cm}-V_{ref2}$ , being swapped through  $pha$  and  $\overline{pha}$  for individual calibration cycle as demonstrated in FIG. 5 and FIG. 6. Because the  $cntEN$  possesses the same total high duration of  $(\eta_1 + \eta_2)$  with or without DC offset on the differential amplifier input, the differential amplifier DC offset impact is solved. In addition, running two successive calibration cycles also cancels the DC offset from the differential comparator. Thereafter, to meet the previously mentioned criteria,  $(N+1)$ -bit counter is applied and the initial number loaded to the counter should be  $2 \cdot P$  because two calibration cycles are executed. Meanwhile, the final calibrated code to control the  $N$ -bit filter capacitor array should be the most significant  $N$  bits from the  $(N+1)$ -bit counter (because of dividing by 2).

To maximize the applications of a chip, the RC calibration circuitry should also tolerate various reference clock rates. From EQ. 13, the reference clock rate can be different because  $R_{1a}$  and  $R_{1b}$  in FIG. 5 are made programmable with resistance adjusted according to the possible reference clock period changes; the calibrated result is still valid.

To even extend the flexibility of this self-tuned calibration circuit, the filter cut-off frequency changing ratio can also be obtained from the resistance changing ratio of the programmable resistors  $R_{1a}$  and  $R_{1b}$  in FIG. 5. For instance, if resistance  $R_1$  is changed to, say,  $1.4 \cdot R_1$ , then from EQ. 5 and EQ. 11,  $C_{nom}$  is equivalently reduced to  $C_{nom}/1.4$  (through calibrated code  $n$ ) and consequently filter cut-off frequency is increased by 1.4 times. Hence, the filter cut-off frequency is programmable through the calibration circuit. Note that the switches added for tuning  $R_{1a}$  and  $R_{1b}$  (while their resistance  $R_1$  is usually very large for power saving and better matching) in the calibration circuit have negligible impact to the filter circuit. The advantages of programming filter cut-off frequency through calibration circuit include no extra switches, no extra distortion, and no extra controls on the filter circuit.

In general, by referring to FIG. 5 and FIG. 6, the complete procedure follows. Pre-set the resistance of the programmable resistors  $R_{1a}$  and  $R_{1b}$  according to the current clock period and required filter cut-off frequency as mentioned above. Once the calibration circuit receives a calibration start signal, *CaliStart*, with system clock, *sysCLK*, the control logic block loads a pre-defined number  $2 \cdot P$ , where  $P$  is an integer obtained from the previously described self-tuned calibration algorithm, and generates timing signals  $PhA$ ,  $PhB$ ,  $PhC$ ,  $PhD$ ,  $\overline{PhA}$ ,  $\Phi_D$ , and  $\overline{\Phi_D}$ .  $PhA$  is

on for a first fixed time duration (1<sup>st</sup> calibration cycle) comprising sub-duration 1, sub-duration 2, and sub-duration 3. *PhA* selects the first reference signal of  $V_{cm}+V_{ref1}$  for the inverting input path of the differential amplifier and the second reference signal of  $V_{cm}-V_{ref2}$  for the non-inverting input path of the differential amplifier. *PhB* is on for sub-duration 1 to short-circuit the individual two ends of  $C_{0a}$  and  $C_{0b}$  (auto-zeroing) and to settle whole circuitry. Thereafter, *PhC* is on for sub-duration 2 (say,  $2^N \cdot T_{clk}$ ) to charge  $C_{0a}$  through  $R_{1a}$  and charge  $C_{0b}$  through  $R_{1b}$ . Then *PhD* is on and non-overlapping signals  $\Phi_D$  and  $\overline{\Phi_D}$  operate for sub-duration 3 (say,  $P \cdot T_{clk} + 2^N \cdot T_{clk}$ ) to discharge  $C_{0a}$  through  $C_{1a}$  and discharge  $C_{0b}$  through  $C_{1b}$ . The differential comparator takes the differential outputs of the differential amplifier and the non-inverting output result is passed to *cntEN*, a counter enable signal, in this sub-duration. *cntEN* is high to enable the (N+1)-bit counter in the control logic block, counting up from  $-2 \cdot P$ , between  $V_{op} - V_{on}$  reversing ramp direction and crossing zero.

Followed by the first fixed time duration,  $\overline{PhA}$  is on for a second fixed time duration (2<sup>nd</sup> calibration cycle) comprising sub-duration 4, sub-duration 5, and sub-duration 6.  $\overline{PhA}$  selects the second input reference signal of  $V_{cm}-V_{ref2}$  for the inverting input path of the differential amplifier and the first input reference signal of  $V_{cm}+V_{ref1}$  for the non-inverting input path of the differential amplifier. Similarly, *PhB* is on for sub-duration 4 to short-circuit the individual two ends of  $C_{0a}$  and  $C_{0b}$  (auto-zeroing) and to settle whole circuitry. Thereafter, *PhC* is on for sub-duration 5 (say,  $2^N \cdot T_{clk}$ ) to charge  $C_{0a}$  through  $R_{1a}$  and charge  $C_{0b}$  through  $R_{1b}$ . Then *PhD* is on and non-overlapping signals  $\Phi_D$  and  $\overline{\Phi_D}$  operate for sub-duration 6 (say,  $P \cdot T_{clk} + 2^N \cdot T_{clk}$ ) to discharge  $C_{0a}$  through  $C_{1a}$  and discharge  $C_{0b}$  through  $C_{1b}$ . The inverting output result of the differential comparator is passed to *cntEN* in this calibration cycle. *cntEN* is high to enable the (N+1)-bit counter again, counting up following the count from previous calibration cycle, between  $V_{op} - V_{on}$  reversing ramp direction and crossing zero. At the end of the 2<sup>nd</sup> calibration cycle, the most significant N bits of the (N+1)-bit counter are directly applied to set the capacitance of filter capacitor arrays.

In one embodiment, the programmable resistors,  $R_{1a}$  and  $R_{1b}$ , provides the flexibility for variable reference clock rates if EQ. 13 and EQ. 14 are still satisfied (assuming for the previously assigned parameters.) In addition, the programmable resistors,  $R_{1a}$  and  $R_{1b}$ , also provides the filter cut-off frequency programmability by tuning the  $R_{1a}$  and  $R_{1b}$  resistance with the same ratio as cut-off frequency changed. The merit of this approach is that, through the calibrated number, the Carray



capacitance is changed to the reciprocal ratio and causes the filter cut-off frequency to change this ratio.

In yet another embodiment, by swapping the two input reference signals,  $V_{cm}+V_{ref1}$  and  $V_{cm}-V_{ref2}$ , on the 1<sup>st</sup> and the 2<sup>nd</sup> calibration cycles, the impact of the DC offsets from the differential amplifier and the differential comparator are all cancelled, making this calibration circuitry immune from DC offset. Note that the symmetry of the two reference signals to  $V_{cm}$  is not compulsory, which means  $V_{ref1}$  can be different from  $V_{ref2}$ . The swap of the reference signals on the two calibration cycles also cancels the affection of shifted reference signals. In summary, running two calibration cycles with swapped reference signals gains not only DC offset immunity but also the relaxation of reference signal generation.

The scope of the invention should not be restricted to the described particular embodiments for illustration. Instead, it should cover all modifications and equivalents within the appended claims.